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• (true dependency) a X b X
b a 2.1 S2
load A[i] S1 store A[i]
• (anti-dependency) a X b X
b a
2.1 S3 store A[i] S2 load A[i]
• (output dependency) a X b
X b a
2.1 S3 store A[i] S1 store A[i]
8 2
• (input dependency) a X b X
b a 2.1
S5 load B[i] S1 load B[i]



































3. VLIW (Very Long Instruction Word)
SISD (b) PC 1
1 1
1
4. SIMD (Single Instruction / Multiple Data)
2.2. 11
1



































データフロー MIMD スーパースカラ/ VLIW SISD
： 命令






































1. 1 ( a)








while (i < N) {
b = B[i];
tmp1 = y+2;











while (i1 =φ(i0, i2), i1 < N) {
b0 = B[i1];
tmp1 = y+2;












if-else b b1, b2
(b1, b2)














(cc1)i2 = i1+1(cc1)tmp1 = y+2(cc1)b0 = B[i1]
(cc1)cc2 = b0<tmp1
(*cc1) i1 =φ(i0, i2)


































































































































2 a, b 2 c = a+b, d =





c = a+ b d = a− b a, b c








































dominate) A 2 B
C C B B




































X Y dominance frontier
CFG succ[n] n idom[n] n
child[n] idom[k] = n k
x dominance frontier (DF [x])
DF [x] = {y ∈ succ[x] | idom[y] 6= x} ∪ ⋃
z∈child[x]
{y ∈ DF [z] | idom[y] 6= x}

















x1, x2, x3, . . .
dominance frontier









































































































































































































































































































































































2 4 2 4
gcc bc-optab.c 32 21 30 21
voltex tree0.c 16 7 11 7
twolf clean.c 27 17 26 17
























2 4 2 4
gcc bc-optab.c 28 19 28 19
voltex tree0.c 11 6 11 6
twolf clean.c 26 17 26 17
























2 4 2 4
gcc bc-optab.c 14 12 12 11
voltex tree0.c 10 9 9 9
twolf clean.c 11 11 11 11
























































































[8] [9] (DAG: Directed

































































n CFG in[n] n
out[n] n pred[n]
n CFG 1 def [n] n
use[n] n n
in[n] = out[n] = n in[n] out[n]
1
5.3. 73
CFG (in out ) CFG
(out in )
in out












1:      A=E+E
2:      A=A*B
3:      C=A/E
4:      F=1
5:      D=C+A
6: LOOP:D=D+F
7:      F=F+1
8:      IF F<E GOTO LOOP
9:      D=E/D
5.3:
5.1:
0 1 2 3
def use in out in out in out in out
1 A E BE ABE BE ABE BE ABE
2 A AB ABE AE ABE AE ABE AE
3 C AE AE ACE AE ACE AE ACE
4 F ACE ACEF ACE ACEF ACE ACEF
5 D AC ACEF DEF ACEF DEF ACEF DEF
6 D DF DEF DEF DEF DEF DEF DEF
7 F F DEF DEF DEF DEF DEF DEF
8 EF DEF DE DEF DEF DEF DEF
























ABI (Application Binary Interface)














(LOAD + STORE × 2)× 10
A B
2 (A B) ( 5.5 ) B



































3. N N N











































ii. A X B X
C X

































(b) A B C






















E C&E 5.3 1


















Stanford Benchmark Stanford Benchmark
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